Johan Vounckx

Nadine Azemard

Philippe Maurine

This book constitutes the refereed proceedings of the 16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006. The book presents 41 revised full papers and 23 revised poster papers together with 4 key notes and 3 industrial abstracts. Topical sections include high-level design, power estimation and modeling memory and register files, low-power digital circuits, busses and interconnects, low-power techniques, applications and SoC design, modeling, and more.

16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation

This volume features the refereed proceedings of the 17th International Workshop on Power and Timing Modeling, Optimization and Simulation. Papers cover high level design, low power design techniques, low power analog circuits, statistical static timing analysis, power modeling and optimization, low power routing optimization, security and asynchronous design, low power applications, modeling and optimization, and more.

Nadine Azemard

Books

Your next favorite book is out there