Xavier Martorell

Yale N. Patt

Pierfrancesco Foglia

Evelyn Duesterwald

Paolo Faraboschi

Message from the General Co-chairs It is our honor and pleasure as General Co-chairs to welcome you to the p- ceedings of HiPEAC 2010 which was held in Pisa. This was the ?fth HiPEAC conference, following in the strong tradition of the ?rst conference in Barcelona in 2005 and the subsequent conferences in Ghent (2007), Goteborg (2008), and Paphos (2009). HiPEAC2010o?eredarichanddiversesetoftechnicalandnon-technical- tivities. The technical activities included most importantly another strong te- nical program, and in addition, eight workshops and ?ve tutorials, all central to the HiPEAC network roadmap. The workshops explored multi-cores, simu- tion and performance evaluation, compiler and optimizations, design reliability, recon?gurable computing, interconnection networks,operating system and c- puter architecture codesign. The tutorials dealt with statistical methodology to evaluate program speed-ups, design for reliability, how to teach introductory computer architecture and programming, programming FPGA-based accele- tors and adaptability. We were particularly fortunate to have two keynote addresses, one by Bob Iannucci, formerly from Nokia, on how data center thinking can be e?ectively ushered into the embedded system domain, and one by Roger Espasa from Intel on the Larrabee Architecture. The non-technical activities re?ected the academic, historical, and cultural charm of Pisa, a major center of Tuscany, and we hope the participants took advantage of our scheduled guided tour of historical Pisa and the conference banquet in a historic villa.

5th International Conference, HiPEAC 2010, Pisa, Italy, January 25-27, 2010, Proceedings

High Performance Embedded Architectures and Compilers

Bronis R. de Supinski

Jesus Labarta

Pedro Valero-Lara

Sergi Mateo Bellido

This book constitutes the proceedings of the 14th International Workshop on Open MP, IWOMP 2018, held in Barcelona, Spain, in September 2018. The 16 full papers presented in this volume were carefully reviewed and selected for inclusion in this book. The papers are organized in topical sections named: best paper; loops and OpenMP; OpenMP in heterogeneous systems; OpenMP improvements and innovations; OpenMP user experiences: applications and tools; and tasking evaluations.

14th International Workshop on OpenMP, IWOMP 2018, Barcelona, Spain, September 26–28, 2018, Proceedings

Evolving OpenMP for Evolving Architectures

Xavier Martorell

Books

Your next favorite book is out there